

Product Summary

$V_{(BR)DSS}$	$R_{DS(on)TYP}$	I_D
30V	6.5mΩ@10V	12A
	8mΩ@4.5V	

Feature


- $V_{DS} = 30V, I_D = 12A$
- $R_{DS(ON)} < 8m\Omega @ V_{GS}=10V$
 $R_{DS(ON)} < 13m\Omega @ V_{GS}=4.5V$
- High density cell design for ultra low Rdson
- Fully characterized Avalanche voltage and current

Application

- Power switching application
- Uninterruptible Power Supply


Package

Top View




SOP-8

Circuit diagram



Marking



**30N06D =Device Code
** =Week Code**

Absolute maximum ratings

($T_a=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	12	A
Pulsed Drain Current	I_{DM}	48	A
Maximum Power Dissipation	P_D	2.5	W
Single pulse avalanche energy ¹	E_{AS}	57.8	mJ
Thermal Resistance,Junction-to-Case ²	$R_{\theta JC}$	50	$^\circ\text{C}/\text{W}$
Operating Junction and Storage Temperature Range	T_{STG}, T_J	-55 To 175	$^\circ\text{C}$

Electrical characteristics

($T_A=25^\circ\text{C}$, unless otherwise noted)


Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-source breakdown voltage	$\text{BV}_{(\text{BR})\text{DSS}}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Zero gate voltage drain current	I_{DSS}	$V_{DS} = 30\text{V}, V_{GS} = 0\text{V}$			1	μA
Gate-body leakage current	I_{GSS}	$V_{DS} = 0\text{V}, V_{GS} = \pm 20\text{V}$			± 100	μA
Gate-source threshold voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1	1.5	2.5	V
Drain-source on-resistance	$R_{DS(on)}$	$V_{GS} = 10\text{V}, I_D = 10\text{A}$		6.5	8	$\text{m}\Omega$
		$V_{GS} = 4.5\text{V}, I_D = 5\text{A}$		8	13	
Forward Transconductance	g_{FS}	$V_{DS} = 5\text{V}, I_D = 10\text{A}$	15			
Dynamic Characteristics⁴						
Input Capacitance	C_{iss}	$V_{DS}=15\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$		1550		pF
Output Capacitance	C_{oss}			300		
Reverse Transfer Capacitance	C_{rss}			180		
Switching Characteristics⁴						
Turn-on Delay Time	$T_{d(on)}$	$V_{DD}=25\text{V}, V_{GS}=10\text{V}, I_D = 10\text{A}, R_{GEN}=6\Omega$		30		nS
Turn-on Rise Time	T_r			20		
Turn-off Delay Time	$T_{d(off)}$			100		
Turn-off Fall Time	T_f			80		
Total Gate Charge	Q_g	$V_{DS}=15\text{V}, I_D = 10\text{A}, V_{GS}=5\text{V}$		13		pF
Gate-Source Charge	Q_{gs}			5.5		
Gate-Drain("Miller") Charge	Q_{gd}			3.5		
Drain-Source Diode Characteristics						
Diode Forward Voltage ³	V_{SD}	$V_{GS}=0\text{V}, I_S=1\text{A}$			1.2	V

Notes:


1. E_{AS} condition : $T_j=25^\circ\text{C}, V_{DD}=25\text{V}, V_G=10\text{V}, L=0.1\text{mH}$
2. Repetitive Rating: Pulse width limited by maximum junction temperature.
3. Surface Mounted on FR4 Board, $t \leq 10$ sec.
4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
5. Guaranteed by design, not subject to production

Test Circuit


- EAS Test Circuits



- Gate Charge Test Circuit



- Switch Time Test Circuit



Typical Characteristics




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV_{dss} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{gs(th)}$ vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

SOP-8 Package Information



Symbol	Dimensions In Millimeters	
	Min.	Max.
A	1.35	1.75
A1	0.10	0.25
A2	1.35	1.55
b	0.33	0.51
c	0.17	0.25
D	4.80	5.00
e	1.27 REF.	
E	5.80	6.20
E1	3.80	4.00
L	0.40	1.27
θ	0°	8°